Development of Three-Dimensional Integration Technology for Highly Parallel Image-Processing Chip.
-
- Lee Kang Wook
- Department of Machine Intelligence and Systems Engineering,Tohoku University,<BR> 01 Aza-Aoba Aramaki, Aoba-ku, Sendai 980-8579, Japan
-
- Nakamura Tomonori
- Department of Machine Intelligence and Systems Engineering,Tohoku University,<BR> 01 Aza-Aoba Aramaki, Aoba-ku, Sendai 980-8579, Japan
-
- Sakuma Katsuyuki
- Department of Machine Intelligence and Systems Engineering,Tohoku University,<BR> 01 Aza-Aoba Aramaki, Aoba-ku, Sendai 980-8579, Japan
-
- Park Ki Tae
- Department of Machine Intelligence and Systems Engineering,Tohoku University,<BR> 01 Aza-Aoba Aramaki, Aoba-ku, Sendai 980-8579, Japan
-
- Shimazutsu Hiroaki
- Research Center, Mitsubishi Heavy Co., Hiroshima 733-8553, Japan
-
- Miyakawa Nobuaki
- Advanced Technology Center, Fuji Xerox Co., Kanagawa 243-04, Japan
-
- Kim Ki Yoon
- Japan Science and Technology Corporation(CREST), Tokyo 101-0032, Japan
-
- Kurino Hiroyuki
- Department of Machine Intelligence and Systems Engineering,Tohoku University,<BR> 01 Aza-Aoba Aramaki, Aoba-ku, Sendai 980-8579, Japan
-
- Koyanagi Mitsumasa
- Department of Machine Intelligence and Systems Engineering,Tohoku University,<BR> 01 Aza-Aoba Aramaki, Aoba-ku, Sendai 980-8579, Japan
Search this article
Abstract
A new three-dimensional (3D) integration technology for realizing a highly parallel image-processing chip has been developed. Several LSI wafers are vertically stacked and glued to each other after thinning them using this new technology. This technology can be considered as both 3D LSI technology and wafer-scale 3D chip-on-chip packaging technology. The effective packaging density can be significantly increased by stacking the chips in a vertical direction. Several key techniques for this 3D integration have been developed. In this paper, we demonstrate the highly parallel image sensor chip with a 3D structure. The 3D image sensor test chip was fabricated using this new 3D integration technology and its basic performance was evaluated.
Journal
-
- Japanese Journal of Applied Physics
-
Japanese Journal of Applied Physics 39 (4B), 2473-2477, 2000
The Japan Society of Applied Physics
- Tweet
Details 詳細情報について
-
- CRID
- 1390001206251398400
-
- NII Article ID
- 110004078370
- 30021834751
- 130004527377
- 210000047094
-
- NII Book ID
- AA10457675
-
- ISSN
- 13474065
- 00214922
-
- NDL BIB ID
- 5386699
-
- Text Lang
- en
-
- Data Source
-
- JaLC
- NDL
- Crossref
- CiNii Articles
-
- Abstract License Flag
- Disallowed