An 8-Bit 600-MSps Flash ADC Using Interpolating and Background Self-Calibrating Techniques
-
- PAIK Daehwa
- Department of Physical Electronics, Tokyo Institute of Technology
-
- ASADA Yusuke
- Advantest Corporation
-
- MIYAHARA Masaya
- Department of Physical Electronics, Tokyo Institute of Technology
-
- MATSUZAWA Akira
- Department of Physical Electronics, Tokyo Institute of Technology
この論文をさがす
説明
This paper describes a flash ADC using interpolation (IP) and cyclic background self-calibrating techniques. The proposed IP technique that is cascade of capacitor IP and gate IP with dynamic double-tail latched comparator reduces non-linearity, power consumption, and occupied area. The cyclic background self-calibrating technique periodically suppresses offset mismatch voltages caused by static fluctuation and dynamic fluctuation due to temperature and supply voltage changes. The ADC has been fabricated in 90-nm 1P10M CMOS technology. Experimental results show that the ADC achieves SNDR of 6.07bits without calibration and 6.74bits with calibration up to 500MHz input signal at sampling rate of 600MSps. It dissipates 98.5mW on 1.2-V supply. FoM is 1.54pJ/conv.
収録刊行物
-
- IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
-
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E93-A (2), 402-414, 2010
一般社団法人 電子情報通信学会
- Tweet
詳細情報 詳細情報について
-
- CRID
- 1390001206310677760
-
- NII論文ID
- 10026863084
-
- NII書誌ID
- AA10826239
-
- ISSN
- 17451337
- 09168508
-
- 本文言語コード
- en
-
- データソース種別
-
- JaLC
- Crossref
- CiNii Articles
- OpenAIRE
-
- 抄録ライセンスフラグ
- 使用不可
