A 6.72-Gb/s 8pJ/bit/iteration IEEE 802.15.3c LDPC Decoder Chip

DOI Web Site 26 References
  • CHEN Zhixiang
    Graduate School of Information, Production and Systems, Waseda University
  • PENG Xiao
    Graduate School of Information, Production and Systems, Waseda University
  • ZHAO Xiongxin
    Graduate School of Information, Production and Systems, Waseda University
  • OKAMURA Leona
    Graduate School of Information, Production and Systems, Waseda University
  • ZHOU Dajiang
    Graduate School of Information, Production and Systems, Waseda University
  • GOTO Satoshi
    Graduate School of Information, Production and Systems, Waseda University

Search this article

Description

In this paper, we introduce an LDPC decoder design for decoding a length-672 multi-rate code adopted in IEEE 802.15.3c standard. The proposed decoder features high performances in both data rate and power efficiency. A macro-layer level fully parallel layered decoding architecture is proposed to support the throughput requirement in the standard. For the proposed decoder, it takes only 4 clock cycles to process one decoding iteration. While parallelism increases, the chip routing congestion problem becomes more severe because a more complicated interconnection network is needed for message passing during the decoding process. This problem is nicely solved by our proposed efficient message permutation scheme utilizing exploited parity check matrix features. The proposed message permutation network features high compatibility and zero-logic-gate VLSI implementation, which contribute to the remarkable improvements in both area utilization ratio and total gate count. Meanwhile, frame-level pipeline decoding is applied in the design to shorten the critical path. To verify the above techniques, the proposed decoder is implemented on a chip fabricated using Fujitsu 65nm 1P12L LVT CMOS process. The chip occupies a core area of 1.30mm2 with area utilization ratio 86.3%. According to the measurement results, working at 1.2V, 400MHz and 10 iterations the proposed decoder delivers a 6.72Gb/s data throughput and dissipates a power of 537.6mW, resulting in an energy efficiency 8.0pJ/bit/iteration. Moreover, a decoder of the same architecture but with no pipeline stage for low-profile application is also implemented and evaluated at post-layout level.

Journal

References(26)*help

See more

Related Projects

See more

Keywords

Details 詳細情報について

Report a problem

Back to top