動的部分再構成を用いた耐故障化手法のXilinx Zynq-7000 SoCによる試作

DOI Web Site Web Site 参考文献6件

書誌事項

タイトル別名
  • Experimental Implementation of Fault Tolerance Using Dynamic Partial Reconfiguration on Xilinx Zynq-7000 SoC
  • ドウテキ ブブン サイコウセイ オ モチイタ タイコショウカ シュホウ ノ Xilinx Zynq-7000 SoC ニ ヨル シサク

この論文をさがす

抄録

<p>In our previous paper, the authors proposed a fault tolerant system that adopts field programmable gate arrays (FPGA) with dynamic partial reconfiguration (DPR), based on autonomous control of reconfiguration. This study presents an experimental implementation of the proposed system that utilizes the DPR feature of Xilinx Zynq-7000 SoC. The control logic of DPR is implemented as a Linux software on the embedded ARM processor of Zynq-7000. DPR is invoked via PCAP, which is the dedicated interface for the embedded ARM processor. Four tiles (reconfigurable areas) are prepared and dynamically reconfigured to avoid the firm error of SRAM-type FPGAs. An experimental fault-tolerant system with triple redundancy and logic roving is implemented, and the measurement results of the reconfiguration time and data transfer time are presented.</p>

収録刊行物

参考文献 (6)*注記

もっと見る

関連プロジェクト

もっと見る

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ