FPGA Implementation of Discrete-Time Neuronal Network for Dynamic Image Segmentation

Search this article

Abstract

We have developed a discrete-time dynamical system for dynamic image segmentation. It consists of a global inhibitor and modified chaotic neurons that can generate oscillatory responses. Dynamic image segmentation is performed using its oscillatory responses. This letter presents an implementation of our system in a field programmable gate array (FPGA) device and a successful result of dynamic image segmentation.

Journal

References(7)*help

See more

Related Projects

See more

Details 詳細情報について

Report a problem

Back to top