A VLSI Systolic Array for SRIF (Square Root Information Filter)
-
- IWAMI Kazuhiko
- Department of Computer Science, National Defence Academy
-
- TANAKA Koji
- Department of Computer Science, National Defence Academy
Bibliographic Information
- Other Title
-
- SRIF (Square Root Information Filter) 専用VLSIシストリックアレイ
- SRIF Square Root Information Filter センヨ
Search this article
Description
SRIF (Square Root Information Filter) is a method of solving for optimum estimate in the least square sense. SRIF finds optimum estimate by updating a square root matrix of an information matrix. In the paper, a new VLSI systolic array for SRIF parameter estimation is proposed. SRIF parameter estimation consists of orthogonal transformation and solving linear equations. The method that solves SRIF parameter estimation by use of Givens rotation and back substitution was proposed. But it is well known that complete pipelining of these two separate algorithms is impossible. To avoid this problem, we propose a new method of using the Faddeeva algorithm instead of back substitution. The Faddeeva algorithm is performed by Gauss elimination. Pipelining Givens rotation and Gauss elimination is now feasible as parallel architecture. Making use of this method, we constitute a high-speed VLSI systolic array for SRIF parameter estimation than a conventional one.
Journal
-
- Transactions of the Institute of Systems, Control and Information Engineers
-
Transactions of the Institute of Systems, Control and Information Engineers 7 (8), 287-294, 1994
THE INSTITUTE OF SYSTEMS, CONTROL AND INFORMATION ENGINEERS (ISCIE)
- Tweet
Details 詳細情報について
-
- CRID
- 1390282680141953920
-
- NII Article ID
- 10007138084
-
- NII Book ID
- AN1013280X
-
- ISSN
- 2185811X
- 13425668
-
- NDL BIB ID
- 3886630
-
- Data Source
-
- JaLC
- NDL Search
- Crossref
- CiNii Articles
-
- Abstract License Flag
- Disallowed