An Asynchronous IEEE-754-standard Single-precision Floating-point Divider for FPGA
-
- Hiromoto Masayuki
- Graduate School of Informatics, Kyoto University
-
- Ochi Hiroyuki
- Graduate School of Informatics, Kyoto University
-
- Nakamura Yukihiro
- Research Organization of Science and Engineering, Ritsumeikan University
この論文をさがす
説明
Synchronous design methodology is widely used for today's digital circuits. However, it is difficult to reuse a highly-optimized synchronous module for a specific clock frequency to other systems with different global clocks, because logic depth between FFs should be tailored for the clock frequency. In this paper, we focus on asynchronous design, in which each module works at its best performance, and apply it to an IEEE-754-standard single-precision floating-point divider. Our divider is ready to be built into a system with arbitrary clock frequency and achieves its peak performance and area- and power-efficiency. This paper also reports an implementation result and performance evaluation of the proposed divider on a Xilinx Virtex-4 FPGA. The evaluation results show that our divider achieves smaller area and lower power consumption than the synchronous dividers with comparable throughput.
収録刊行物
-
- IPSJ Transactions on System and LSI Design Methodology
-
IPSJ Transactions on System and LSI Design Methodology 2 103-113, 2009
一般社団法人 情報処理学会
- Tweet
詳細情報 詳細情報について
-
- CRID
- 1390282680268262912
-
- NII論文ID
- 110009598027
-
- NII書誌ID
- AA12394951
-
- ISSN
- 18826687
-
- 本文言語コード
- en
-
- 資料種別
- journal article
-
- データソース種別
-
- JaLC
- Crossref
- CiNii Articles
- KAKEN
- OpenAIRE
-
- 抄録ライセンスフラグ
- 使用不可