Characterization of Diamond Surface-Channel Metal-Semiconductor Field-Effect Transistor with Device Simulation.
-
- Tsugawa Kazuo
- Core Research for Evolutional Science and Technology (CREST), Japan Science and Technology Corporation (JST), c/o Department of Electronics, Information and Communication Engineering, School of Science and Engineering, Waseda University, 3-4-1 Ohkubo, Shinjyuku-ku, Tokyo 169-8555, Japan
-
- Umezawa Hitoshi
- Core Research for Evolutional Science and Technology (CREST), Japan Science and Technology Corporation (JST), c/o Department of Electronics, Information and Communication Engineering, School of Science and Engineering, Waseda University, 3-4-1 Ohkubo, Shinjyuku-ku, Tokyo 169-8555, Japan
-
- Kawarada Hiroshi
- Core Research for Evolutional Science and Technology (CREST), Japan Science and Technology Corporation (JST), c/o Department of Electronics, Information and Communication Engineering, School of Science and Engineering, Waseda University, 3-4-1 Ohkubo, Shinjyuku-ku, Tokyo 169-8555, Japan
この論文をさがす
抄録
The DC operation of surface-channel metal-semiconductor field-effect transistors (MESFETs) using p-type conductive layers on hydrogen-terminated diamond surfaces is investigated by two-dimensional device simulation. As a result, a model to describe the surface semiconducting layer, in which acceptors are distributed two-dimensionally on the surface, is found to reproduce actual device characteristics well. Based on the model, the carrier (hole) concentration at a depth of 10 nm is determined to be three orders less than that at the surface. This thin channel realizes complete channel pinch-off and drain-current saturation with high transconductance, observed in the actual diamond surface-channel MESFETs. In the simulation, the transconductance of diamond surface-channel MESFETs with a self-aligned 1 μm gate exceeds 100 mS/mm. This result agrees well with a recent experimental result. The transconductance over 100 mS/mm can compete with that of Si metal-oxide-semiconductor field-effect transistors (MOSFETs) of the same gate length. The hydrogen-terminated diaomond surface is naturally equipped with the silicon-on-insulator-like (SOI-like) thin channel and shallow junction depth required for a nanoscale FET, such as one with a gate length of less than 50 nm.
収録刊行物
-
- Japanese Journal of Applied Physics
-
Japanese Journal of Applied Physics 40 (5A), 3101-3107, 2001
The Japan Society of Applied Physics
- Tweet
詳細情報 詳細情報について
-
- CRID
- 1390282681230987648
-
- NII論文ID
- 10006202065
- 130004528392
- 210000049445
-
- NII書誌ID
- AA10457675
-
- ISSN
- 13474065
- 00214922
-
- NDL書誌ID
- 5798348
-
- 本文言語コード
- en
-
- データソース種別
-
- JaLC
- NDL
- Crossref
- CiNii Articles
-
- 抄録ライセンスフラグ
- 使用不可