Hardware Architecture of the Fast Mode Decision Algorithm for H.265/HEVC

DOI Web Site 参考文献8件
  • ZHAO Wenjun
    Department of Information Systems Engineering, School of Information Science and Technology, Osaka University
  • ONOYE Takao
    Department of Information Systems Engineering, School of Information Science and Technology, Osaka University
  • SONG Tian
    Department of Electrical and Electronic Engineering, School of Engineering, Tokushima University

説明

In this paper, a specified hardware architecture of the Fast Mode Decision (FMD) algorithms presented by our previous work is proposed. This architecture is designed as an embedded mode dispatch module. On the basis of this module, some unnecessary modes can be skipped or the mode decision process can be terminated in advanced. In order to maintain a higher compatibility, the FMD algorithms are unitedly designed as an unique module that can be easily embedded into a common video codec for H.265/HEVC. The input and output interfaces between the proposed module and other parts of the codec are designed based on simple but effective protocol. Hardware synthesis results on FPGA demonstrate that the proposed architecture achieves a maximum frequency of about 193 MHz with less than 1% of the total resources consumed. Moreover, the proposed module can improve the overall throughput.

収録刊行物

参考文献 (8)*注記

もっと見る

関連プロジェクト

もっと見る

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ