- 【Updated on May 12, 2025】 Integration of CiNii Dissertations and CiNii Books into CiNii Research
- Trial version of CiNii Research Knowledge Graph Search feature is available on CiNii Labs
- 【Updated on June 30, 2025】Suspension and deletion of data provided by Nikkei BP
- Regarding the recording of “Research Data” and “Evidence Data”
PDN analysis of 3D chiplet integration with a DC-DC converter on active interposer
-
- Liao Chengyi
- The System Packaging and Integration Technology Center, Institute of Microelectronics of the Chinese Academy of Sciences School of Integrated Circuits, University of Chinese Academy of Sciences
-
- He Huimin
- The System Packaging and Integration Technology Center, Institute of Microelectronics of the Chinese Academy of Sciences
-
- Hou Fengze
- The System Packaging and Integration Technology Center, Institute of Microelectronics of the Chinese Academy of Sciences
-
- Peng Cheng
- The System Packaging and Integration Technology Center, Institute of Microelectronics of the Chinese Academy of Sciences
-
- Liu Fengman
- The System Packaging and Integration Technology Center, Institute of Microelectronics of the Chinese Academy of Sciences
-
- Cao Liqiang
- The System Packaging and Integration Technology Center, Institute of Microelectronics of the Chinese Academy of Sciences
Search this article
Description
<p>The rapid evolution of data-intensive applications has increased the demand for multiple power levels and higher current in electronic systems, challenging the efficiency and stability of power supplies. This paper addresses these challenges by investigating the performance of power distribution networks (PDN) in 3D chiplet architectures. We established and validated an RLCG model for the active interposer interconnection path. Utilizing this model, we analyzed the PDN performance for both on-board voltage regulator modules (VRM) and on-interposer direct current to direct current (DC-DC) scheme. Comparative analysis reveals that the on-interposer DC-DC scheme PDN significantly reduces overall impedance and lowers IR-drop. The study also explores the effects of design elements like bump quantities and decoupling capacitors (de-caps) on PDN efficiency. Further, the practical application based on our findings is demonstrated through the successful implementation of a forwarding chip with on-interposer DC-DC converters.</p>
Journal
-
- IEICE Electronics Express
-
IEICE Electronics Express 22 (1), 20240438-20240438, 2025-01-10
The Institute of Electronics, Information and Communication Engineers
- Tweet
Details 詳細情報について
-
- CRID
- 1390302801635272576
-
- ISSN
- 13492543
-
- Text Lang
- en
-
- Data Source
-
- JaLC
- Crossref
-
- Abstract License Flag
- Disallowed