- 【Updated on May 12, 2025】 Integration of CiNii Dissertations and CiNii Books into CiNii Research
- Trial version of CiNii Research Knowledge Graph Search feature is available on CiNii Labs
- Suspension and deletion of data provided by Nikkei BP
- Regarding the recording of “Research Data” and “Evidence Data”
Implementation of Obfuscated Control Logic Circuit with LegUp and oLLVM
-
- Yamada Shotaro
- Electrical and Electronic Information Engineering Course, Toyohashi University of Technology
-
- Ichikawa Shuichi
- Department of Electrical and Electronic Information Engineering, Toyohashi University of Technology
-
- Fujieda Naoki
- Department of Electrical and Electronic Information Engineering, Toyohashi University of Technology
Bibliographic Information
- Other Title
-
- LegUpとoLLVMによる難読化制御論理回路の実装
- LegUp ト oLLVM ニ ヨル ナンドクカ セイギョ ロンリ カイロ ノ ジッソウ
Search this article
Description
<p>It is an important issue to protect the intellectual property of software. The authors proposed to conceal some part of software by implementing it as logic circuit. Though the security is further improved by obfuscating the logic circuit, it requires much effort to develop the dedicated obfuscation tool. Matsuoka et al. proposed using the software obfuscation tool, Obfuscator-LLVM (oLLVM), with C-backend (CBE) and Xilinx Vivado HLS (high-level synthesis) to generate the obfuscated logic circuit. This study proposes adopting another HLS, LegUp, to obfuscate logic circuit. The feasibility of these two methods are examined with 12 applications of CHStone benchmark, each of which were evaluated with four obfuscation methods (total 48 cases). In our experiments, Matsuoka's method failed to generate the correct hardware in 5 cases out of 48 cases. Meanwhile, the proposed method successfully generated the correct hardware for all 48 cases. The average latency derived by the proposed method was 43% larger than that by Matsuoka's method. The logic scale derived by the proposed method was also 42% larger (LUT) and 112% larger (FF) than that by Matsuoka's method.</p>
Journal
-
- IEEJ Transactions on Electronics, Information and Systems
-
IEEJ Transactions on Electronics, Information and Systems 139 (9), 952-957, 2019-09-01
The Institute of Electrical Engineers of Japan
- Tweet
Details 詳細情報について
-
- CRID
- 1390564227297997568
-
- NII Article ID
- 130007700120
-
- NII Book ID
- AN10065950
-
- ISSN
- 13488155
- 03854221
-
- NDL BIB ID
- 029972146
-
- Text Lang
- ja
-
- Data Source
-
- JaLC
- NDL Search
- Crossref
- CiNii Articles
- OpenAIRE
-
- Abstract License Flag
- Disallowed