Study on Smoothing Power Consumption Method for Built-in Self Test of VLSI Using Weighted Random Pattern Generator
-
- Ishinomaki Yugo
- Akita University
-
- Yokoyama Hiroshi
- Akita University
-
- Kageyama Yoichi
- Akita University
Bibliographic Information
- Other Title
-
- 重み付きランダムパターン生成器を用いたVLSIの組込み自己テストにおける消費電力の平滑化手法に関する研究
Journal
-
- Proceedings of the Japan Joint Automatic Control Conference
-
Proceedings of the Japan Joint Automatic Control Conference 61 (0), 364-365, 2018
The Japan Joint Automatic Control Conference
- Tweet
Keywords
Details 詳細情報について
-
- CRID
- 1390564238055234816
-
- NII Article ID
- 130007546764
-
- Text Lang
- ja
-
- Data Source
-
- JaLC
- CiNii Articles