Random Number Generation from Internal LFSR and Fluctuation of Sampling Interval

DOI Web Site Web Site 3 Citations 2 References Open Access
  • Masaoka Hidetaka
    Department of Electrical and Electronic Information Engineering,Toyohashi University of Technology
  • Ichikawa Shuichi
    Department of Electrical and Electronic Information Engineering,Toyohashi University of Technology
  • Fujieda Naoki
    Faculty of Engineering, Aichi Institute of Technology

Bibliographic Information

Other Title
  • 内蔵LFSRとサンプリング間隔の揺らぎを利用した乱数生成手法
  • ナイゾウ LFSR ト サンプリング カンカク ノ ユラギ オ リヨウ シタ ランスウ セイセイ シュホウ

Search this article

Description

<p>An unpredictable random number generator (URNG) adopts a deterministic algorithm with volatile internal states of a microprocessor, which makes the output of the URNG practically unpredictable. This study examines the URNG design proposed by Suciu et al., wherein performance counters are considered as entropy sources. Our experiments confirm that the URNG with performance counters requires a relatively long sampling interval with a background task to produce a high-quality random sequence. On this basis, we propose a new URNG design that is suitable for embedded systems. A simple 128-bit LFSR (Linear Feedback Shift Register) is built in a processor, whose lower 32-bit value is used as a random number. If an adequate sampling interval is maintained, the derived values pass the DIEHARD test.</p>

Journal

Citations (3)*help

See more

References(2)*help

See more

Related Projects

See more

Keywords

Details 詳細情報について

Report a problem

Back to top