オーディオアプリケーションに用いる低消費電力アナログデジタル変換回路の提案

書誌事項

タイトル別名
  • LOW POWER ANALOG-TO-DIGITAL CONVERSION CIRCUIT FOR AUDIO APPLICATION

この論文をさがす

説明

In recent years, demand for a mixed signal LSI used for electronic equipment is increasing. High precision and low power consumption are required for ADCs for audio applications. ΔΣ ADC is a method to realize highly accurate AD conversion. However, power efficiency is poor as compared with general ADC configuration. This paper proposes a two steps ADC using a SAR-ADC and ΔΣ-ADC. The SAR-ADC arranged in the preceding stage can relax the required performance of the analog circuit of ΔΣ ADC. Therefore, low power consumption can be achieved. This proposal is designed with 0.18um CMOS. The performance of proposed system is confirmed by system simulation using MATLAB / Simulink and circuit simulation using Virtuoso / spectre, respectively.

収録刊行物

詳細情報 詳細情報について

  • CRID
    1390572174778225536
  • NII論文ID
    120006587711
  • NII書誌ID
    AA12677220
  • DOI
    10.15002/00021579
  • HANDLE
    10114/00021579
  • ISSN
    21879923
  • 本文言語コード
    ja
  • 資料種別
    departmental bulletin paper
  • データソース種別
    • JaLC
    • IRDB
    • CiNii Articles
  • 抄録ライセンスフラグ
    使用可

問題の指摘

ページトップへ