ΔΣ構造を用いた2 Step SAR-TDCの提案

書誌事項

タイトル別名
  • Proposal of a 2 Step SAR-TDC using Delta Sigma Method

この論文をさがす

説明

In this paper, we propose a 2-step Successive Approximation Register Time-to-Digital Converter (SAR-TDC) using a Vernia type delta sigma TDC (VDSTDC). The system is equipped with a SAR-TDC and Vernier type Digital-to Time Converter (VDTC) with second-order noise shaping by a feed-forward type delta sigma structure. It can improve the time resolution and reduce the quantize error with wide full scale. The effectiveness of the proposed system is verified by MATLAB/Simulink.

収録刊行物

詳細情報 詳細情報について

  • CRID
    1390574490535838976
  • DOI
    10.15002/00025338
  • HANDLE
    10114/00025338
  • ISSN
    24368083
  • 本文言語コード
    ja
  • 資料種別
    departmental bulletin paper
  • データソース種別
    • JaLC
    • IRDB
  • 抄録ライセンスフラグ
    使用可

問題の指摘

ページトップへ