ILP Based Approaches for Optimizing Early Decompute in Two Level Adiabatic Logic Circuits

DOI Web Site
  • USHIODA Yuya
    Japan Advanced Institute of Science and Technology (JAIST)
  • KANEKO Mineo
    Japan Advanced Institute of Science and Technology (JAIST)

抄録

<p>Adiabatic logic circuits are regarded as one of the most attractive solutions for low-power circuit design. This study is dedicated to optimizing the design of the Two-Level Adiabatic Logic (2LAL) circuit, which boasts a relatively simple structure and superior low-power performance among many asymptotically adiabatic or quasi-adiabatic logic families, but suffers from a large number of timing buffers for “decompute”. Our focus is on the “early decompute” technique for fully pipelined 2LAL, and we propose two ILP approaches for minimizing hardware cost through optimization of early decompute. In the first approach, the problem is formulated as a kind of scheduling problem, while it is reformulated as node selection problem (stable set problem). The performance of the proposed methods are evaluated using several benchmark circuits from ISCAS-85, and the maximum 70% hardware reduction is observed compared with an existing method.</p>

収録刊行物

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ