Design and implementation of an LDPC encoder for satellite navigation system

DOI Web Site 参考文献24件
  • Yuan Qing
    Institute of Microelectronics of the Chinese Academy of Sciences University of Chinese Academy of Sciences
  • Liu Haiyang
    Institute of Microelectronics of the Chinese Academy of Sciences
  • Wang Lixin
    Institute of Microelectronics of the Chinese Academy of Sciences
  • Ma Meijuan
    Institute of Microelectronics of the Chinese Academy of Sciences
  • Shi Liqiang
    China Railway Engineering Design and Consulting Group Co., Ltd

この論文をさがす

説明

<p>In this work, a low-complexity encoder is designed and implemented for LDPC codes in the GPS-L1C standard. By using the structural properties of parity-check matrices, we propose a backward substitution encoding method based on look-up-tables for calculating parity-check bits, which avoids the storage of the inverse matrices recommended by the GPS-L1C standard. As a result, the storage requirement and the encoding delay are reduced. The implementation results in 65 nm process indicate that the designed encoder circuit area is 5869.44µm2, the number of equivalent gates is 2006, the storage is 600 bits, and the delay is 60 cycles.</p>

収録刊行物

  • IEICE Electronics Express

    IEICE Electronics Express 21 (17), 20240322-20240322, 2024-09-10

    一般社団法人 電子情報通信学会

参考文献 (24)*注記

もっと見る

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ