Double junction tunnel using Si nanocrystalline layer for nonvolatile memory devices

DOI Web Site Web Site Web Site 参考文献7件

この論文をさがす

抄録

<jats:p> A novel nonvolatile memory tunnel layer structure is proposed in which a Si nanocrystalline layer lies between double tunnel oxides. By Si nanocrystal size downscaling to 2 nm, the new double junction tunnel attains a remarkable 3×10<jats:sup>6</jats:sup> times retention improvement while keeping high-speed write/erase compared to single tunnel oxide. Based on Si nanocrystal size confirmation by transmission electron microscope (TEM), we show quantitatively that the advantage is due to Coulomb blockade and quantum confinement, and smaller Si nanocrystal will lead to greater improvement. We clarify a characteristic effect in double junction tunnel, tunnel penetration disappearance, which is extremely advantageous for nonvolatile memory applications and never occurs in other multilayer dielectrics structures. The double tunnel junction using Si nanocrystalline layer is very promising for future memory. </jats:p>

収録刊行物

参考文献 (7)*注記

もっと見る

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ