A power-efficient 32b arm isa processor using timing-error detection and correction for transient-error tolerance and adaptation to pvt variation
収録刊行物
-
- Situ, 2010
-
Situ, 2010 292-293, 2010