A Novel Power-Off Mode for A Battery-Backup DRAM

  • TAKASHIMA D.
    ULSI Research Laboratories, Research and Development Center, TOSHIBA Corporation
  • OOWAKI Y.
    ULSI Research Laboratories, Research and Development Center, TOSHIBA Corporation
  • WATANABE S.
    ULSI Research Laboratories, Research and Development Center, TOSHIBA Corporation
  • OHUCHI K.
    ULSI Research Laboratories, Research and Development Center, TOSHIBA Corporation

Bibliographic Information

Other Title
  • 超低スタンドバイ電流DRAMの検討

Search this article

Description

This paper proposes a new DRAM power-off mode, in which power source is completely shut off during stand-by, resulting zero stand-by leakage current. By introducing a new word-line's power-on/off sequence and a ground plate design, the cell data in a 64KbDRAM test device was maintained even after power source was turned on/off. The measured power-off time was as long as the measured data retention time of the conventional DRAM.

Journal

References(7)*help

See more

Details 詳細情報について

  • CRID
    1570291227426468608
  • NII Article ID
    110003200235
  • NII Book ID
    AN10012954
  • Text Lang
    ja
  • Data Source
    • CiNii Articles

Report a problem

Back to top