2-bit recessed channel nonvolatile memory device with lifted charge trapping node scheme

収録刊行物

• IEEE 2007 Silicon Nanoelectronics Workshop

  IEEE 2007 Silicon Nanoelectronics Workshop 99-100, 2007