- 【Updated on May 12, 2025】 Integration of CiNii Dissertations and CiNii Books into CiNii Research
- Trial version of CiNii Research Automatic Translation feature is available on CiNii Labs
- Suspension and deletion of data provided by Nikkei BP
- Regarding the recording of “Research Data” and “Evidence Data”
Design of a 200MHz 1.2W 1.4GFLOPS Processor with Graphic Floating-point Extension
-
- NISHII Osamu
- Central Research Laboratory, Hitachi Ltd.
-
- ARAKAWA Fumio
- Central Research Laboratory, Hitachi Ltd.
-
- ISHIBASHI Koichiro
- Central Research Laboratory, Hitachi Ltd.
-
- NAKANO Sadaki
- Central Research Laboratory, Hitachi Ltd.
-
- SHIMURA Takanori
- Central Research Laboratory, Hitachi Ltd.
-
- SUZUKI Kei
- Central Research Laboratory, Hitachi Ltd.
-
- TACHIBANA Mitsugu
- Central Research Laboratory, Hitachi Ltd.
-
- TOTSUKA Yonetaro
- Central Research Laboratory, Hitachi Ltd.
-
- TSUNODA Takanobu
- Central Research Laboratory, Hitachi Ltd.
-
- UCHIYAMA Kunio
- Central Research Laboratory, Hitachi Ltd.
-
- YAMADA Tetsuya
- Central Research Laboratory, Hitachi Ltd.
-
- HATTORI Toshihiro
- Semiconductor & Integrated Circuits Division, Hitachi Ltd.
-
- MAEJIMA Hideo
- Semiconductor & Integrated Circuits Division, Hitachi Ltd.
-
- NAKAGAWA Norio
- Semiconductor & Integrated Circuits Division, Hitachi Ltd.
-
- NARITA Susumu
- Semiconductor & Integrated Circuits Division, Hitachi Ltd.
-
- SEKI Mitsuho
- Semiconductor & Integrated Circuits Division, Hitachi Ltd.
-
- SHIMAZAKI Yasuhisa
- Semiconductor & Integrated Circuits Division, Hitachi Ltd.
-
- SATOMURA Ryuuichi
- Device Development Center, Hitachi Ltd.
-
- TAKASUGA Tomoya
- Hitachi ULSI Systems Ltd.
-
- HASEGAWA Atsushi
- Hitachi ULSI Systems Ltd.
Bibliographic Information
- Other Title
-
- グラフィック浮動小数点演算を強化した200MHz 1.2W 1.4GFLOPSプロセッサ
Search this article
Description
A-2-issue 58mm^2 microprocessor is implemented with 5-metal-layer 0.25μm CMOS process. It dissipates 1.2W at 200MHz. This report describes the low power and high performance design. In order to extend the floating-point performance, a graphic FPU and graphic-oriented instructions are provided. The graphic FPU processes seven single precision floating-point operations by using a two-stage four way inner product (i. e. multiply and accumulate) logic. Its simulated delay is 3.69ns.
Journal
-
- Technical report of IEICE. ICD
-
Technical report of IEICE. ICD 98 (23), 17-24, 1998-04-24
The Institute of Electronics, Information and Communication Engineers
- Tweet
Keywords
Details 詳細情報について
-
- CRID
- 1570572702484219008
-
- NII Article ID
- 110003316986
-
- NII Book ID
- AN10013276
-
- Text Lang
- ja
-
- Data Source
-
- CiNii Articles