Double word line and bit line structure for VLSI RAMs - Reduction of word line and bit line deray.

収録刊行物

• Extended Abstracts of the 15th Conf. on Solid State Devices and Materials

  Extended Abstracts of the 15th Conf. on Solid State Devices and Materials 269-272, 1983