0.5 V asymmetric three-Tr. cell (ATC) DRAM using 90 nm generic CMOS logic process

収録刊行物

• Symposium on VLSI Circuits, Digest of Technical Papers, 2005

  Symposium on VLSI Circuits, Digest of Technical Papers, 2005 366-369, 2005