A PVT-Tolerant Low-1/f Noise Dual-Loop Hybrid PLL in 0.18um CMOS

収録刊行物

• The Digest Paper of International Solid-State Conference, 2006

  The Digest Paper of International Solid-State Conference, 2006 2006