A Novel Cell Structure with Bit Line Cap Spacer (BCS) and Top Enlarged Storage Node Contact (TESC) for 90nm DRAM Technology and Beyond

  • YUN C. J.
    DRAM Process Architecture Team, Samsung Electronics Co., Ltd.
  • PARK Y. K.
    DRAM Process Architecture Team, Samsung Electronics Co., Ltd.
  • LEE J. W.
    DRAM Process Architecture Team, Samsung Electronics Co., Ltd.
  • BAE D. I.
    DRAM Process Architecture Team, Samsung Electronics Co., Ltd.
  • KIM S. B.
    DRAM Process Architecture Team, Samsung Electronics Co., Ltd.
  • SHIN S. H.
    DRAM Process Architecture Team, Samsung Electronics Co., Ltd.
  • LEE J. G.
    DRAM Process Architecture Team, Samsung Electronics Co., Ltd.
  • LEE S. H.
    DRAM Process Architecture Team, Samsung Electronics Co., Ltd.
  • LEE D. J.
    DRAM Process Architecture Team, Samsung Electronics Co., Ltd.
  • LEE E. C.
    DRAM Process Architecture Team, Samsung Electronics Co., Ltd.
  • ROH B. H.
    DRAM Process Architecture Team, Samsung Electronics Co., Ltd.
  • NAM I. H.
    DRAM Process Architecture Team, Samsung Electronics Co., Ltd.
  • CHUNG T. Y.
    DRAM Process Architecture Team, Samsung Electronics Co., Ltd.

Search this article

Journal

References(3)*help

See more

Details 詳細情報について

  • CRID
    1573105975462112768
  • NII Article ID
    10022540010
  • NII Book ID
    AA10777858
  • Text Lang
    en
  • Data Source
    • CiNii Articles

Report a problem

Back to top