A CCD/CMOS-Based Imager with Integrated Focal Plane Signal Processing (Special Section on the 1992 VLSI Circuits Symposium)

  • Keast CraigL.
    Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology
  • Sodini CharlesG.
    Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology

この論文をさがす

説明

Using a CCD / CMOS technology, a fully parallel ×4 focal plane processor, which performs image acquisition, smoothing, and segmentation, has been fabricated and characterized. In this chip, image brightness is converted into signal charge using CCD imaging techniques. The Gaussian smoothing operation is approximated by the repeated application of a simple nearest neighbor binomial convolution mask, realizing the first known use of a true two-dimensional charge division and transfer process. The design allows full control of the spatial extent of the smoothing operation, and incorporates segmentation circuits with global variable threshold control at each pixel location to preserve edges in the image. The processed image is read out using a standard CCD clocking scheme.

収録刊行物

詳細情報 詳細情報について

  • CRID
    1574231877060905600
  • NII論文ID
    110003220170
  • NII書誌ID
    AA10826283
  • ISSN
    09168524
  • 本文言語コード
    en
  • データソース種別
    • CiNii Articles

問題の指摘

ページトップへ