A Scheduling Method for Pipelined Datapaths Considering Register-to-Register Data Transfers

Bibliographic Information

Other Title
  • レジスターレジスタ間データ転送を考慮したパイプライン方式データパスのスケジューリング法

Search this article

Description

In high level synthesis, scheduling is an important stage which assigns each operation appeared in a data flow graph to a specific control step, of which results influence the design quality directly. This paper describes a scheduling approach for pipelined datapaths. Since no previous approach estimates the interconnection cost between registers (register-to-register cost), our approach introduces a datapath model with the interconnection between registers across buses, and minimizes the total hardware cost including the register-to-register cost with Integer Linear Programming approaches. Consequently the proposed approach can estimate the hardware cost exactly in the scheduling phase.

Journal

  • Technical report of IEICE. VLD

    Technical report of IEICE. VLD 95 (420), 7-12, 1995-12-14

    The Institute of Electronics, Information and Communication Engineers

Citations (1)*help

See more

References(13)*help

See more

Details 詳細情報について

  • CRID
    1574231877083208064
  • NII Article ID
    110003294664
  • NII Book ID
    AN10013323
  • Text Lang
    ja
  • Data Source
    • CiNii Articles

Report a problem

Back to top