Floating Point Adder/Subtractor Performing IEEE Rounding and Addition/Subtraction in Parallel
-
- PARK Woo-Chan
- Dept. of Computer Science, Yonsei University
-
- LEE Shi-Wha
- Dept. of Computer Science, Yonsei University
-
- KWON Oh-Yong
- Dept. of Computer Science, Yonsei University
-
- HAN Tack-Don
- Dept. of Computer Science, Yonsei University
-
- KIM Shin-Dug
- Dept. of Computer Science, Yonsei University
この論文をさがす
説明
A model for the floating point adder/subtractor which can perform rounding and addition/subtraction operations in parallel is presented. The major requirements and structure to achieve this goal are described and algebraically verified. Processing flow of the conventional floating point addition/subtraction operation consists of alignment, addition/subtraction, normalization, and rounding stages. In general, the rounding stage requires a high speed adder for increment, increasing the overall execution time and occupying a large amount of chip area. Furthermore, it accompanies additional execution time and hardware logics for renormalization stage which may occur by an overflow from the rounding operation. A floating adder/subtractor performing addition/subtraction and IEEE rounding in parallel is designed by optimizing the operational flow of floating point addition/subtraction operation. The floating point adder/subtractor presented does not require any additional execution time nor any high speed adder for rounding operation. In addition, the renormalization step is not required because the rounding step is performed prior to the normalization operation. Thus, performance improvement and cost-effective design can be achieved by this approach.
収録刊行物
-
- IEICE transactions on information and systems
-
IEICE transactions on information and systems 79 (4), 297-305, 1996-04-25
一般社団法人電子情報通信学会
- Tweet
詳細情報 詳細情報について
-
- CRID
- 1574231877100281856
-
- NII論文ID
- 110003209647
-
- NII書誌ID
- AA10826272
-
- ISSN
- 09168532
-
- 本文言語コード
- en
-
- データソース種別
-
- CiNii Articles