- 【Updated on May 12, 2025】 Integration of CiNii Dissertations and CiNii Books into CiNii Research
- Trial version of CiNii Research Knowledge Graph Search feature is available on CiNii Labs
- 【Updated on June 30, 2025】Suspension and deletion of data provided by Nikkei BP
- Regarding the recording of “Research Data” and “Evidence Data”
Fundamental design consideration of sampling circuit
Description
This paper discusses a theoretical issue of a sampling circuit to maximize SNR while keeping its bandwidth constant, in order to realize a wideband large dynamic range sampling circuit for communication system and measuring instrument applications. We consider two time-constants τ1, τ2 in the sampling circuit, where is a product of (signal source internal impedance + sampling switch on-resistance) and (hold capacitance), and τ2 is a sampling time window (aperture time). We have derived that τ2 = 1.50τ1 is the condition to maximize SNR keeping the bandwidth constant. We will call it as a strobe sampling circuit when τ2 = 1.50τ1 is realized.
Journal
-
- 2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)
-
2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT) 1-4, 2016-04-01
IEEE