説明
This paper quantitatively analyzes thermal gradient of SoC and proposes a thermal flattening procedure. First, the impact of dominant parameters, such as area occupancy of memory/logic, power density, and floorplan on thermal gradient and clock skew are studied. Important results obtained here are 1) the maximum temperature difference increases with higher memory area occupancy and 2) the difference is very floorplan sensitive. Then, we propose a procedure to amend thermal gradient. A slight floorplan modification using the proposed procedure improves on-chip thermal gradient significantly.
収録刊行物
-
- Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.
-
Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005. 2 1074-1077, 2005-01-01
IEEE