Evaluations of various TPG circuits for use in two-pattern testing
説明
Transition coverage has already been proposed as a measure of two-pattern test capabilities of TPG circuits for use in BIST. This paper investigates experimentally the relationships between transition coverages and actual stuck-open fault coverages in order to reveal what kind of circuits are appropriate for two-pattern testing. Fault simulation was performed using conventional (n-stage) LFSR, 2n-stage LFSR, and one-dimensional cellular automata (CAs) as TPG circuits and such sample circuits as balanced NAND tree and some ISCAS '85 benchmark circuits as CUTs. It was found that CAs which are designed so as to apply exhaustive transitions to any 3-dimensional subspaces can detect high rate of stuck-open faults. Influence of hazards of decreasing the fault coverage is also mentioned. >
収録刊行物
-
- Proceedings of IEEE 3rd Asian Test Symposium (ATS)
-
Proceedings of IEEE 3rd Asian Test Symposium (ATS) 242-247, 2002-12-17
IEEE Comput. Soc. Press