Test resource partitioning and optimization for SOC designs
説明
We propose a test resource partitioning and optimization technique for core-based designs. Our technique includes test set selection and test resource floor-planning with the aim of minimizing the total test application time and the routing of the added TAM (test access mechanism) wires. A feature of our approach is that it pinpoints bottlenecks that are likely to limit the test solution, which is important in the iterative test solution development process. We demonstrate the usefulness of the technique through a comparison with a test scheduling and TAM design tool.
収録刊行物
-
- Proceedings. 21st VLSI Test Symposium, 2003.
-
Proceedings. 21st VLSI Test Symposium, 2003. 319-324, 2003-10-31
IEEE Comput. Soc