Power efficient data rate for photonic interposer
説明
We describe a chip-to-chip interconnect solution that will enable 40-Tb/s bandwidth per apparatus and 10-Tb/s bandwidth per LSI in 2020. By using an interposer which can increase wiring density, we aim to increase the parallel number of data, relax the data rate, and integrate optical transceivers in the package. Doing so both enhances bandwidth and reduces power consumption. By analyzing the optical interconnect composed of a Si interposer, VCSEL, and PD, we determine that about 10Gb/s is the most power efficient data rate.
収録刊行物
-
- IEEE CPMT Symposium Japan 2014
-
IEEE CPMT Symposium Japan 2014 23-26, 2014-11-01
IEEE