An approach to fast hierarchical fault simulation

DOI DOI

Description

The authors present an approach to hierarchical fault simulation which generates several simulation models of one circuit and carries out simulation for each. Fault insertion and simulation-model generation is done automatically. Switch-level simulation which utilizes lookup tables is as fast as gate-level simulation. Experimental results show that using behavioral description and switch-level truth tables is effective in improving simulation speed. >

Journal

Details 詳細情報について

Report a problem

Back to top