- 【Updated on May 12, 2025】 Integration of CiNii Dissertations and CiNii Books into CiNii Research
- Trial version of CiNii Research Automatic Translation feature is available on CiNii Labs
- Suspension and deletion of data provided by Nikkei BP
- Regarding the recording of “Research Data” and “Evidence Data”
A synthesis method to propagate false path information from RTL to gate level
Description
This paper proposes a new synthesis method for propagating information of paths from register transfer level (RTL) to gate level. The method enables false path identification at RTL without not only enforcing strong constraints on logic synthesis but also loss of the information about false paths identified. Experiments show that the proposed method can reduce hardware and timing overhead and improve propagability of false path information through logic synthesis compared with the previous methods.
Journal
-
- 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems
-
13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems 197-200, 2010-04-01
IEEE
