- 【Updated on May 12, 2025】 Integration of CiNii Dissertations and CiNii Books into CiNii Research
- Trial version of CiNii Research Automatic Translation feature is available on CiNii Labs
- Suspension and deletion of data provided by Nikkei BP
- Regarding the recording of “Research Data” and “Evidence Data”
Reconfigurable architectures for mesh-arrays with PE and link faults
Description
We propose reconstruction architectures for mesh-arrays with link faults as well as processor element (PE) faults. First, we explain a method for compensating link faults and give a compensation algorithm for the case where no PE is faulty. Then, the reliabilities of the proposed interconnection networks are obtained by computer simulation and are compared with that of the network with doubly duplicated links. Next, we show how PE faults are compensated using the proposed network. It is seen that when no link is faulty, the ability of compensation is greater than that of the reconstruction strategy using single-track switches but is less than that of the strategy allowing the horizontal or vertical compensation paths to the spares on the boundary of mesh-arrays to cross. Finally considering that the proposed architectures have several routes to connect healthy PEs with each other, avoiding faulty PE, we propose an algorithm for coping with simultaneous faults of PEs and interconnection links.
Journal
-
- Proceedings of International Workshop on Defect and Fault Tolerance in VLSI
-
Proceedings of International Workshop on Defect and Fault Tolerance in VLSI 108-116, 2002-11-19
IEEE Comput. Soc. Press
