Empirical failure analysis and validation of fault models in CMOS VLSI circuits
この論文をさがす
説明
A way to empirically validate fault models and to measure the effectiveness of test sets based on the targeted fault models is described. The authors use automated fault diagnosis of test circuits representative of the circuits being studied and of the fabrication process, cell libraries, and CAD tools used in their development. The design and fabrication of a test chip using an experimental CMOS, 1.5- mu m double-layer metal process are discussed. >
収録刊行物
-
- IEEE Design & Test of Computers
-
IEEE Design & Test of Computers 9 72-83, 1992-03-01
Institute of Electrical and Electronics Engineers (IEEE)
