- 【Updated on May 12, 2025】 Integration of CiNii Dissertations and CiNii Books into CiNii Research
- Trial version of CiNii Research Knowledge Graph Search feature is available on CiNii Labs
- 【Updated on June 30, 2025】Suspension and deletion of data provided by Nikkei BP
- Regarding the recording of “Research Data” and “Evidence Data”
Synergistic power/area optimization with transistor sizing and wire length minimization [CMOS logic]
Description
The paper proposes a method to realize low-power control-logic modules by combining transistor-size optimization and transistor layout. When applied to a circuit with 10,000 transistors, the optimizer has reduced the average transistor size to one eighth while maintaining the same delay. The power dissipation is cut to half even when wiring capacitances are dominant.
Journal
-
- Proceedings of 1994 IEEE Symposium on Low Power Electronics
-
Proceedings of 1994 IEEE Symposium on Low Power Electronics 50-51, 2002-12-17
IEEE