- 【Updated on May 12, 2025】 Integration of CiNii Dissertations and CiNii Books into CiNii Research
- Trial version of CiNii Research Automatic Translation feature is available on CiNii Labs
- Suspension and deletion of data provided by Nikkei BP
- Regarding the recording of “Research Data” and “Evidence Data”
A stacked DCFL structure applied to a prescalar IC and investigated for ASICs
Description
The stacked DCFL (direct coupled FET logic) structure makes it possible to have supply voltage compatibility to Si LSIs with IC circuit current reduction. The idea is to stack DCFL circuits by utilizing the Schottky FET characteristic, which makes the total DCFL circuit current hold constantly independent of any logic conditions. This circuit structure was applied to the divide by 64/65 or 128/129 prescalar IC, which operates at 2.5 GHz on a supply voltage of 3 V with circuit current of 9.8 mA. Virtual ground stability was investigated to apply the stacked DCFL to application-specific integrated circuits (ASICs). The stability of the virtual ground was confirmed by modeling the stacked DCFL circuit and simulating the circuit using SPICE. >
Journal
-
- GaAs IC Symposium Technical Digest 1992
-
GaAs IC Symposium Technical Digest 1992 109-112, 2003-01-02
IEEE
