- 【Updated on May 12, 2025】 Integration of CiNii Dissertations and CiNii Books into CiNii Research
- Trial version of CiNii Research Automatic Translation feature is available on CiNii Labs
- Suspension and deletion of data provided by Nikkei BP
- Regarding the recording of “Research Data” and “Evidence Data”
Application of via post interconnection for build up printed circuit board
Description
Recently, printed circuit boards (PCBs) have been downsized and electronic circuits have become more dense, because of the tendency for electronic component miniaturization. With the shrinkage of PCBs, the build up process has become an important production technique in PCB preparation. For the build up technique, each of the electric circuit layers is electrically connected with via holes. The via holes are metallized by means of electroless plating and electroplating of copper. In the electroless plating process with miniaturization of via hole diameter, if the via hole deposition uniformity is decreased, the electrical reliability between the layers significantly deteriorates. Accordingly, the authors investigated build up printed circuit boards using via posts, which are metallized using the Cu electroplating method. The shear strength between electroplated via posts and electrolessly plated underlayers was evaluated. It was found that electroplated via posts with higher shear strength are obtained by optimization of the pretreatment process and electroplating conditions. In particular, it was important that oxide films on the copper underlayer were removed for improved shear strength.
Journal
-
- 2nd 1998 IEMT/IMC Symposium (IEEE Cat. No.98EX225)
-
2nd 1998 IEMT/IMC Symposium (IEEE Cat. No.98EX225) 312-315, 2002-11-27
Organizing Committee 1998 IEMT/IMC Symposium