Design evaluation of injection enhancement gate transistor based on device simulation

説明

The on-state voltage and the turn-off loss were simulated for many kinds of injection enhancement gate transistors (IEGTs) with different trench-MOS channel mobilities (/spl mu//sub eff/), trench depths and thin-out ratios. It has been found that a high /spl mu//sub eff/, a deep trench and a small thin-out ratio are effective in improving the trade-off between on-state voltage and turn-off loss.

収録刊行物

詳細情報 詳細情報について

問題の指摘

ページトップへ