- 【Updated on May 12, 2025】 Integration of CiNii Dissertations and CiNii Books into CiNii Research
- Trial version of CiNii Research Automatic Translation feature is available on CiNii Labs
- Suspension and deletion of data provided by Nikkei BP
- Regarding the recording of “Research Data” and “Evidence Data”
Erect of regularity-enhanced layout on printability and circuit performance of standard cells
Description
As the minimum feature size shrinks down far below sub-wavelength, Restricted Design Rule(RDR) or layout regularity plays an important role for maintaining pattern fidelity in photo lithography. However, it also incurs overheads in layout area and circuit performances. Therefore it is important to find an appropriate level of regularity that gives the best trade-or among manufacturability, cost, and performance for each process technology. This paper discusses the erect of layout regularity on printability and circuit performance in 90?45nm processes by lithography simulation and real chip measurement. It is shown that we can focus more on circuit performance with less on layout regularity in a 90nm process while adequate amount of regularity is imperative for ensuring proper amount of lithographic process windows in a 45nm process. We demonstrate the quantitative evaluation of the trade-or between printability and circuit performance of regularity-enhanced standard cells.
Journal
-
- 2009 10th International Symposium on Quality Electronic Design
-
2009 10th International Symposium on Quality Electronic Design 195-200, 2009-03-01
IEEE
