A Low Power Deterministic Test Using Scan Chain Disable Technique

IR 19 References

Search this article

Description

This paper proposes a low power scan test scheme and formulates a problem based on this scheme. In this scheme the flip-flops are grouped into N scan chains. At any time, only one scan chain is active during scan test. Therefore, both average power and peak power are reduced compared with conventional full scan test methodology. This paper also proposes a tabu search-based approach to minimize test application time. In this approach we handle the information during deterministic test efficiently. Experimental results demonstrate that this approach drastically reduces both average power and peak power dissipation at a little longer test application time on various benchmark circuits.

identifier:https://dspace.jaist.ac.jp/dspace/handle/10119/4700

Journal

References(19)*help

See more

Keywords

Details 詳細情報について

Report a problem

Back to top