A Fast Wire-Routing Method and an Automatic Layout Tool for RSFQ Digital Circuits Considering Wire-Length Matching
書誌事項
- 公開日
- 2018-06
- 資源種別
- journal article
- 権利情報
-
- https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
- DOI
-
- 10.1109/tasc.2018.2793203
- 公開者
- Institute of Electrical and Electronics Engineers (IEEE)
この論文をさがす
説明
A fast wire-routing method considering wire-length matching of passive transmission lines (PTLs) is proposed. The method deals with channel routing between adjacent columns of active devices, and generates paths of PTLs with specified additional length packed in compact area based on simulated annealing. It uses a generation method of paths from a sequence of symbols for searching solutions efficiently. An automatic layout tool is also shown. It consists of a placer and a router based on the proposed method. The placer uses total extension length of PTLs for length matching as one of the evaluation metrics for detailed placement using simulated annealing. By introducing this metric, total extension length in routing phase is reduced and compact layouts are obtained. Using the tool, design flow from HDL descriptions to layout generation can be established. As an experimental result, a layout of an adder designed by the tool is shown.
収録刊行物
-
- IEEE Transactions on Applied Superconductivity
-
IEEE Transactions on Applied Superconductivity 28 (4), 1-5, 2018-06
Institute of Electrical and Electronics Engineers (IEEE)
- Tweet
詳細情報 詳細情報について
-
- CRID
- 1360004235391327488
-
- ISSN
- 15582515
- 10518223
-
- 資料種別
- journal article
-
- データソース種別
-
- Crossref
- KAKEN
- OpenAIRE
