50-GFLOPS Floating-Point Adder and Multiplier Using Gate-Level-Pipelined Single-Flux-Quantum Logic With Frequency-Increased Clock Distribution

Search this article

Journal

References(41)*help

See more

Related Projects

See more

Details 詳細情報について

Report a problem

Back to top