-
- Brandon Reagen
- Harvard University
-
- Paul Whatmough
- Harvard University
-
- Robert Adolf
- Harvard University
-
- Saketh Rama
- Harvard University
-
- Hyunkwang Lee
- Harvard University
-
- Sae Kyu Lee
- Harvard University
-
- José Miguel Hernández-Lobato
- Harvard University
-
- Gu-Yeon Wei
- Harvard University
-
- David Brooks
- Harvard University
書誌事項
- タイトル別名
-
- enabling low-power, highly-accurate deep neural network accelerators
- 公開日
- 2016-06-18
- 権利情報
-
- https://www.acm.org/publications/policies/copyright_policy#Background
- DOI
-
- 10.1145/3007787.3001165
- 公開者
- Association for Computing Machinery (ACM)
この論文をさがす
説明
<jats:p>The continued success of Deep Neural Networks (DNNs) in classification tasks has sparked a trend of accelerating their execution with specialized hardware. While published designs easily give an order of magnitude improvement over general-purpose hardware, few look beyond an initial implementation. This paper presents Minerva, a highly automated co-design approach across the algorithm, architecture, and circuit levels to optimize DNN hardware accelerators. Compared to an established fixed-point accelerator baseline, we show that fine-grained, heterogeneous datatype optimization reduces power by 1.5×; aggressive, inline predication and pruning of small activity values further reduces power by 2.0×; and active hardware fault detection coupled with domain-aware error mitigation eliminates an additional 2.7× through lowering SRAM voltages. Across five datasets, these optimizations provide a collective average of 8.1× power reduction over an accelerator baseline without compromising DNN model accuracy. Minerva enables highly accurate, ultra-low power DNN accelerators (in the range of tens of milliwatts), making it feasible to deploy DNNs in power-constrained IoT and mobile devices.</jats:p>
収録刊行物
-
- ACM SIGARCH Computer Architecture News
-
ACM SIGARCH Computer Architecture News 44 (3), 267-278, 2016-06-18
Association for Computing Machinery (ACM)
