- 【Updated on May 12, 2025】 Integration of CiNii Dissertations and CiNii Books into CiNii Research
- Trial version of CiNii Research Knowledge Graph Search feature is available on CiNii Labs
- 【Updated on June 30, 2025】Suspension and deletion of data provided by Nikkei BP
- Regarding the recording of “Research Data” and “Evidence Data”
Inter-Temperature Bandwidth Reduction in Cryogenic QAOA Machines
-
- Yosuke Ueno
- RIKEN, Wako, Saitama, Japan
-
- Yuna Tomida
- University of Tokyo, Tokyo, Japan
-
- Teruo Tanimoto
- Kyushu University, Fukuoka, Japan
-
- Masamitsu Tanaka
- Nagoya University, Nagoya, Aichi, Japan
-
- Yutaka Tabuchi
- RIKEN, Wako, Saitama, Japan
-
- Koji Inoue
- Kyushu University, Fukuoka, Japan
-
- Hiroshi Nakamura
- University of Tokyo, Tokyo, Japan
Search this article
Description
The bandwidth limit between cryogenic and room-temperature environments is a critical bottleneck in superconducting noisy intermediate-scale quantum computers. This paper presents the first trial of algorithm-aware system-level optimization to solve this issue by targeting the quantum approximate optimization algorithm. Our counter-based cryogenic architecture using single-flux quantum logic shows exponential bandwidth reduction and decreases heat inflow and peripheral power consumption of inter-temperature cables, which contributes to the scalability of superconducting quantum computers.
4 pages, 5 figures, 1 table. Accepted by IEEE Computer Architecture Letters,
Journal
-
- IEEE Computer Architecture Letters
-
IEEE Computer Architecture Letters 23 (1), 9-12, 2024-01
Institute of Electrical and Electronics Engineers (IEEE)
- Tweet
Keywords
Details 詳細情報について
-
- CRID
- 1360584340713460352
-
- ISSN
- 15566064
- 24732575
- 15566056
-
- Article Type
- journal article
-
- Data Source
-
- Crossref
- KAKEN
- OpenAIRE