Scan Chain Ordering to Reduce Test Data for BIST-Aided Scan Test Using Compatible Scan Flip-Flops

DOI Web Site 被引用文献3件 参考文献15件
  • YOTSUYANAGI Hiroyuki
    Dept. of Information Solution, Institute of Technology and Science, University of Tokushima
  • YAMAMOTO Masayuki
    Dept. of Information Solution, Institute of Technology and Science, University of Tokushima
  • HASHIZUME Masaki
    Dept. of Information Solution, Institute of Technology and Science, University of Tokushima

この論文をさがす

説明

In this paper, the scan chain ordering method for BIST-aided scan test for reducing test data and test application time is proposed. In this work, we utilize the simple LFSR without a phase shifter as PRPG and configure scan chains using the compatible set of flip-flops with considering the correlations among flip-flops in an LFSR. The method can reduce the number of inverter codes required for inverting the bits in PRPG patterns that conflict with ATPG patterns. The experimental results for some benchmark circuits are shown to present the feasibility of our test method.

収録刊行物

被引用文献 (3)*注記

もっと見る

参考文献 (15)*注記

もっと見る

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ