A Hybrid CMOS/CCD ISAS (Image Signal Accumulation Sensor) : Technical Feasibility

DOI Web Site 参考文献4件

この論文をさがす

説明

A new ultra-high-speed image sensor "Hybrid CMOS/CCD ISAS" is presented. ISAS stands for "Image Signal Accumulation Sensor". A folded CCD is installed in each pixel, which serves as an in-situ memory for parallel recording at all pixels. The CCD is looped so that image signals captured at plural of capturing operations are automatically accumulated on the memory CCD. A CMOS readout circuitry is also installed in the pixel for fast and flexible signal readout. By directly reading out signals through the CMOS readout circuit without recording them in the in-pixel CCD memory, the sensor works as a conventional parallel and partial readout high-speed imager as well. A set of Z-shaped electrodes is proposed to fold the CCD and fabricate it with a standard CMOS process. Therefore, the sensor can be fabricated solely with a CIS process. Technical feasibility of the sensor is confirmed through simulations.

収録刊行物

参考文献 (4)*注記

もっと見る

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ